

FIG. 2A is a block diagram of a system 100. The system 100 includes a plurality of processors 110<sub>1</sub>, 110<sub>2</sub>, ..., 110<sub>N</sub>. Each processor 110<sub>i</sub> is connected to a master bus 115<sub>i</sub>. The master buses 115<sub>1</sub>, 115<sub>2</sub>, ..., 115<sub>N</sub> are connected to a master bus interface circuit 120. The master bus interface circuit 120 includes a plurality of bus controllers 130<sub>1</sub>, 130<sub>2</sub>, ..., 130<sub>K</sub>. Each bus controller 130<sub>i</sub> is connected to a slave bus 135<sub>i</sub>. The slave buses 135<sub>1</sub>, 135<sub>2</sub>, ..., 135<sub>K</sub> are connected to a plurality of slave devices 140<sub>11</sub>, 140<sub>1L</sub>, ..., 140<sub>K1</sub>, 140<sub>KP</sub>. The slave devices 140<sub>i1</sub>, 140<sub>iL</sub>, ..., 140<sub>iK1</sub>, 140<sub>iKP</sub> are connected to a common memory interface 150. The common memory interface 150 is connected to a common memory 160.

100





FIG. 2A



**FIG. 2B**



150




FIG.4